Abstract: This paper presents a novel pulse-triggered flip-flop (PTFF) architecture that incorporates a Single Stage Output Latch to improve CQ delay performance. Unlike conventional latch designs, ...
Abstract: The conventional latch-up model defines triggering current as the means to forward a pn junction, activating one parasitic bipolar transistor of the input-output (IO) transistor first.
Some results have been hidden because they may be inaccessible to you
Show inaccessible results