Ariel OS is a new RTOS for microcontrollers written in Rust with support for popular hardware architectures (Arm Cortex-M, ESP32, RISC-V) and boards from ...
To support its digital sovereignty goals, the European Union has invested heavily in cutting-edge RISC-V research and development through the Chips Joint Undertaking (CHIPS JU), which funds projects ...
MIPS is repositioning itself within the RISC-V ecosystem following the integration of the ARC Processor IP business acquired ...
Abstract: This letter proposes a RISC-V-based accelerator for inferring a model that uses efficient sparse Winograd convolutional neural networks. This accelerator consists of a RISC-V processor ...
EVM still powers the ecosystem due to tooling, trust, and compatibility. Vitalik’s April 2025 proposal aims to replace the EVM with RISC-V, an open instruction set architecture. RISC-V offers ...
As AI drives demand for advanced computing infrastructure, chip architectures are at a crossroads. While proprietary instruction set architectures (ISAs) like x86 and Arm dominate the market, their ...
WCH CH32H417 is a high-performance dual-core RISC-V microcontroller clocked at up to 400 MHz with up to 960 KB flash, 896KB SRAM, and a range of interfaces, including a 5 Gbps USB 3.0 Host/Device ...
Abstract: This letter presents a flexible and energy-efficient RISC-V system-on-chip (SoC) in 22nm FinFET technology, achieving state-of-the-art performance by tightly integrating the CPU with a ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results